

nPM1300 and nPM1304 Hardware Design Guidelines

White Paper

Contents

Revision history	iii
1 Introduction	4
2 Block diagram	5
3 Hardware integration	6
3.1 Selecting inductors for BUCK DC/DC regulators	6
3.2 Selecting capacitors	8
3.2.1 BUCK DC/DC regulator output capacitor	8
3.2.2 BUCK DC/DC regulator input capacitor	8
3.2.3 LDO and load switch output capacitor	9
3.2.4 VSYS output capacitor	9
3.2.5 VBUSOUT capacitor	9
3.2.6 VBUS capacitor	9
3.2.7 VBAT capacitor	9
4 End product hardware design	10
4.1 PCB stack-up	10
4.2 PCB layout guidelines	10
4.2.1 Routing and component placement	10
4.2.2 Improving current loop design	11
4.2.3 Trace width and via current capability	12
Glossary	13
Recommended reading	15
Legal notices	16

Revision history

Date	Description
August 2025	Updated for nPM1304
May 2025	<ul style="list-style-type: none">• Added Selecting capacitors on page 8• Updated Routing and component placement on page 10• Editorial updates
October 2023	First release

1 Introduction

This document provides guidelines for the hardware design and integration of the nPM1300 and nPM1304 *Power Management Integrated Circuit (PMIC)*s. It is intended for system integrators and hardware engineers.

The PMIC has a linear-mode battery charger suitable for Lithium-ion (*Li-ion*), *Lithium-polymer (Li-Poly)*, and Lithium iron phosphate (LiFePO_4) batteries. It comes in a compact 5 mm x 5 mm *Quad Flat No-lead Package (QFN)* or a 3.1 mm x 2.4 mm *Wafer Level Chip Scale Package (WLCSP)* supplemented with regulated supplies, load switches, and a variety of system management features.

The PMIC has two highly efficient dual mode DC/DC buck regulators with configurable output. The buck regulators have automatic mode switching from hysteretic to *Pulse Width Modulation (PWM)* depending on load condition.

2 Block diagram

The block diagram shows an overview of nPM1300 and nPM1304.




Figure 1: Block diagram

3 Hardware integration

This section provides hardware design instructions and tips for successful integration of nPM1300 and nPM1304, especially related to buck component selection for good performance. For pinout, reference schematic, and layout, refer to the Product Specification and the reference design.

3.1 Selecting inductors for BUCK DC/DC regulators

The buck regulators are designed to operate with inductors that have a nominal inductance of 2.2 μH with $\pm 20\%$ tolerance. To ensure loop stability, do not use inductors with other nominal inductances.

The saturation current of the inductor should be greater than 400 mA. This saturation current requirement should be respected even if the load current range required in the application during design is lower than the maximum load current of the buck regulator. This is because the inductor peak current level is higher than the load current, especially when the buck regulator operates in hysteretic mode.

The choice of inductor has a significant effect on the performance of the buck regulator, especially the efficiency. The choice is typically a compromise between size, performance, and cost. The Direct Current Resistance (DCR) given by the manufacturer is one key indicator of the performance. However, the DCR is not a definitive performance metric as the losses in the inductor also include various frequency-dependent effects like magnetic hysteresis losses, eddy currents, and skin effects.

The following table shows examples of inductor models selected for area, performance, and cost optimized applications.

Manufacturer	Part number	Package (metric)	Height (mm)	DCR max (m Ω)	Comment
Taiyo Yuden	LSCNB1608HKT2R2MD	1608	0.8	292	Small footprint, thin
Taiyo Yuden	MDKK1616T2R2MM	1616	1	250	Small footprint
TDK	VLS201610HBX-2R2M-1	2016	1	142	Good performance
TDK	MLP2016H2R2MT0S1	2016	1	170	Good performance
Samsung Electro-Mechanics	CIGT201610EH2R2MNE	2016	1	87	Good performance
Samsung Electro-Mechanics	CIGT252008LM2R2MNE	2520	0.8	97	Good performance, inexpensive, thin

Table 1: Inductor examples

The following table shows a comparison of buck efficiencies for different inductor manufacturer and models at 3.0 V output voltage. Efficiency numbers were measured by using the nPM1300 *Evaluation Kit (EK)* with default components and different buck inductors. The input current used in the efficiency calculations includes the whole device battery current.

Manufacturer	Part number	Package (metric)	PWM efficiency (%) at 150 mA
Samsung Electro-Mechanics	CIGT252008LM2R2MNE	2520	92.8
TDK	MLP2016H2R2MT0S1	2016	92.7
TDK	VLS201610HBX-2R2M-1	2016	92.6
TDK	MLZ2012M2R2HT000	2012	92.6
TDK	TFM201610ALMA2R2MTAA	2016	92.5
Würth	74479275222	2012	92.5
Murata	LQM21PN2R2MEHD	2012	92.5
Murata	LQM21PN2R2MCAD	2012	92.4
Taiyo Yuden	MDKK1616T2R2MM	1616	92.4
TDK	MLZ2012A2R2WTD25	2012	92.3
TDK	MLP2012V2R2MT0S1	2012	92.3
Murata	LQM18PN2R2MGHD	1608	92.3
Taiyo Yuden	LSCN1608HKT2R2MD	1608	92.2
Samsung Electro-Mechanics	CIGT201610EH2R2MNE	2016	92.2
TDK	MLP2012S2RR2MT0S1	2012	92.2
Würth	74479763222	1608	92.0
Taiyo Yuden	LSBHB1608KK2R2M	1608	91.8
Taiyo Yuden	MBKK1608T2R2M	1608	91.8
Murata	LQM21PN2R2MC0D	2012	91.7
Murata	LQM18PN2R2MDHD	1608	91.7
NJ	MIPSDZ1608G2R2PA	1608	91.6
TDK	MLZ1608A2R2WT000	1608	91.3

Table 2: BUCK1 efficiency comparison with $V_{IN} = 3.8\text{ V}$, $V_{OUT1} = 3.0\text{ V}$

The following graph shows the typical efficiencies for BUCK1 in PWM mode.




Figure 2: Typical efficiency for BUCK1 using inductor VLS201610HBX-2R2M in PWM mode and VBAT = 3.8 V

3.2 Selecting capacitors

When selecting a capacitor, consider the effects of DC bias voltage, tolerance, and temperature behavior. Ensure the capacitor maintains sufficient effective capacitance under all conditions. For decoupling, use multilayer ceramic capacitors (MLCC) with X5R or X7R dielectric.

A capacitor's inductance can increase the impedance at high frequencies. This occurs after the capacitor reaches its resonance frequency, typically above 1 MHz. As impedance rises, the capacitor's ability to filter high-frequency noise decreases. A higher capacitance value or larger physical size increase inductance. To improve noise filtering and decoupling across a wide range of frequencies, use a smaller capacitor in parallel with a larger one. This setup is effective especially on the buck input side where the highest current transients occur and is essential for RF noise-sensitive applications.

3.2.1 BUCK DC/DC regulator output capacitor

Buck output capacitors on the **VOUT1** and **VOUT2** pins are essential for stability and operation. Use capacitors with an effective capacitance of minimum 4 μF and maximum 20 μF .

Insufficient capacitance can have a negative effect on buck stability and ripple performance. If it is too high, it can increase startup time and might cause V_{SYS} droop during startup due to inrush current.

The voltage rating of the capacitors should be higher than the maximum output voltage of the buck regulators. A minimum voltage rating of 6.3 V is recommended.

3.2.2 BUCK DC/DC regulator input capacitor

Place buck input capacitors close to the **PVDD** pin which is the supply for the buck regulators. The use of nominal 10 μF capacitors is recommended. Each buck regulator requires a minimum of 4 μF effective capacitance.

Insufficient capacitance can have a negative effect on *Electromagnetic Interference (EMI)* performance.

For RF sensitive applications, place an additional 10 nF to 100 nF high-frequency decoupling capacitor in parallel with a larger 10 μ F capacitor. For examples on how to place the capacitors, see [nPM1300 PMIC reference design](#) or [nPM1304 PMIC reference design](#).

The voltage rating of the capacitors should be higher than the maximum output voltage of the buck regulators. A minimum voltage rating of 6.3 V is recommended.

3.2.3 LDO and load switch output capacitor

In *Low-Dropout Regulator (LDO)* mode, use two 10 μ F nominal capacitors in parallel on each of the outputs from the **LSOUT1/VOUTLDO1** and **LSOUT2/VOUTLDO2** pins. The effective total output capacitance for each pin must be a minimum of 6 μ F for stability and operation.

In Load switch mode, one 1 μ F nominal capacitor can be used on each of the outputs from the **LSOUT1/VOUTLDO1** and **LSOUT2/VOUTLDO2** pins.

If the capacitance is too high, it increases the inrush current and can cause droop in the rail supplying the LDO and load switch.

The voltage rating of the capacitors should be higher than the maximum output voltage of the LDO and load switch. A minimum voltage rating of 6.3 V is recommended.

3.2.4 VSYS output capacitor

Use a nominal 10 μ F capacitor on the **VSYS** pin in addition to the buck input capacitors, which are on the same net and connected to the **PVDD** pin. Use a capacitor with a minimum of 4 μ F effective capacitance.

Insufficient capacitance can have a negative effect on *EMI* performance.

For RF sensitive applications, place an additional 10 nF to 100 nF high-frequency decoupling capacitor in parallel with a larger 10 μ F capacitor. For examples on how to place the capacitors, see [nPM1300 PMIC reference design](#) or [nPM1304 PMIC reference design](#).

The voltage rating of the capacitors should be higher than the maximum VSYS voltage. A minimum voltage rating of 6.3 V is recommended.

3.2.5 VBUSOUT capacitor

Use a nominal 1 μ F capacitor on the **VBUSOUT** pin. This capacitor is required even if the VBUSOUT functionality is not used in the end application.

The voltage rating of the capacitor should be higher than the maximum VSYS voltage. A minimum voltage rating of 6.3 V is recommended.

3.2.6 VBUS capacitor

Use a nominal 1 μ F capacitor on the **VBUS** pin. Follow the specified USB limits for the allowed capacitance of VBUS. The USB specification sets limits on the maximum capacitance allowed on VBUS, which must be adhered to.

If high voltage spikes are expected, select a capacitor with a suitable voltage rating. The accepted transient voltage for the **VBUS** pin is 22 V.

3.2.7 VBAT capacitor

Use a nominal 2.2 μ F capacitor on the **VBAT** pin.

The voltage rating of the capacitor should be higher than the maximum VBAT voltage. A minimum voltage rating of 6.3 V is recommended.

4 End product hardware design

Selecting external components for the *PMIC* and having a well designed PCB layout are crucial for optimal performance.

The design of a product often aims to achieve a small form factor and an attractive appearance. However, to achieve a product with solid performance, other design factors must also be considered. Some of those design factors conflict with the small form-factor target. Typically, this means a compromise in the design that can affect the performance or appearance of the product.

4.1 PCB stack-up

The *PMIC* reference design layouts use four-layer and six-layer PCBs. The use of at least four layers is recommended.

The key benefit of using a PCB design with four or more layers is the proper incorporation of ground planes very close to the power and signal routings. Ground planes improve power and signal integrity for the circuit by improving return current paths, reducing crosstalk between signals, and reducing unwanted *EMI*.

It is beneficial to have a large ground plane without discontinuities, since lower frequency return currents spread across the plane. For higher harmonic return currents, for instance in switching regulators, a ground plane ensures the lowest impedance for the current.

Other benefits of ground planes are controlled impedance in transmission lines, such as RF signals, and heat sinking for self-heating components, which improves the overall longevity of components.

It is possible to route the *QFN* on a two-layer board, but in that case, care must be taken to ensure a solid ground plane under the high current paths, such as DC/DC input, output, and switch traces.

If the *WLCSP* is used on a board with via in small pads, it is recommended to use via capping to ensure good solderability.

Other components on the board might have requirements for the stack-up, like 50 Ω impedance on RF lines and *Universal Serial Bus (USB)* routing differential impedance. Using microvias and a four-layer PCB might also set restrictions on the stack-up, as an aspect ratio of 1:1 is common for laser cut vias.

For more information, see [nPM1300 PMIC reference design](#) or [nPM1304 PMIC reference design](#).

4.2 PCB layout guidelines

A well designed PCB is necessary to achieve good performance. A suboptimal layout can lead to loss in performance or functionality.

To ensure functionality, it is essential to follow the schematics and layout references closely. This is important especially for the buck regulators.

PCB parasitic extraction tools can be used to analyze and iterate the layout to achieve a good design but following established PCB layout guidelines usually provide satisfactory results.

4.2.1 Routing and component placement

The following guidelines can help you design your PCB layout.

Buck regulator design

For the buck regulators, place the input capacitors as close as possible to the voltage input and power ground of the *PMIC*.

Use wide traces for the voltage input to reduce voltage drop and parasitic resistance and inductance.

In buck regulators, the input has the highest rate of current change (di/dt) compared with the output. Therefore, input routing loop area and impedance are critical. See figure [Figure 3: Buck regulator switching cycles](#) on page 12.

Keep the trace between the positive node of the input capacitor and the voltage input of the *PMIC* as short as possible.

Keep the trace between the negative node of the input capacitor and power ground as short as possible.

The input capacitance provides a low-impedance voltage source for the buck regulators. The inductance of the connection is the most important parameter of a local decoupling capacitor. Keep the parasitic inductance on these traces as small as possible.

Ground layer design

The parasitic inductance can be decreased by using a ground plane as close as possible to the top layer by using a thin dielectric layer between the top layer and the ground plane.

Keep power and ground traces for sensitive analog blocks (**VBUS**, **VBAT**, and **AVSS**) away from noisy signals.

Avoid high switch currents flowing in the ground plane on the point where a sensitive analog supply decoupling capacitor is connected to the ground plane.

Avoid routing on layers underneath the device that could cut the main ground plane and cause long ground loops.

Splitting ground to power, analog, and digital grounds (star grounding) is generally not recommended.

Place the components so that the digital, analog, and switch powers do not interfere with each other and let the lowest impedance return path form naturally in the ground plane without splitting it.

4.2.2 Improving current loop design

When designing a PCB, follow the guidelines for an improved current loop design.

To reduce the loop antenna area that emits *EMI*, minimize the buck regulator's current loop area. Place components as close as possible to the **PVDD**, **PVSS1/2**, and **SW1/2** pins.

Visualize both switching cycles and how the current flows in both cycles on the PCB, including the ground plane. The current should ideally rotate in the same direction in both switching cycles as shown in [Figure 3: Buck regulator switching cycles](#) on page 12. This minimizes the change in magnetic field and therefore *EMI*.

Some inductors have a dot showing the direction of rotation around the core. If possible, place the inductor so that the direction of current follows the rotation of the main current loop. In some cases, a current direction change cannot be avoided.

When placing components and minimizing current loops, pay attention to input and output capacitor grounds and their position. The grounds should be close to each other and, if possible, on the same copper area on the top layer and strongly connected to the ground plane. This automatically minimizes the loops.




Figure 3: Buck regulator switching cycles

At low frequencies, the current flows in the path of least resistance, which is typically the shortest path, but at high frequencies the current follows the path of least inductance. This means that at high frequency the return current in the ground plane goes through the path that creates the smallest loop area. In the ground plane this path is right under the positive current on the top layer. Keep the ground plane intact in this area. The following figure shows the current path at low and high frequencies and the area which is marked in grey color where the ground layer should be kept intact.




Figure 4: Current paths at low and high frequencies

Consider the following guidelines for the ground layer:

- Keep the ground plane intact.
- A solid ground plane as the second layer is critical. Any traces or routes here are likely to increase the high current loop area and cause issues with EMI, EMC, or radio sensitivity.
- If routing on the ground plane is unavoidable, limit routing directly under the *PMIC* to short escape routing and change layer as soon as possible. Do not route under the high current paths on top.
- Distance to the ground plane affects the current loop area. Therefore, it is recommended to use the second layer for ground. Also, using thinner prepreg reduces the loop area.

4.2.3 Trace width and via current capability

Follow the design recommendations for trace width and vias.

For high current paths, trace widths must be considered based on the maximum load condition to minimize the voltage drop and inductance.

Via current capabilities must be considered and calculated. The use of more and bigger vias is always better for voltage drop and reduced inductance.

Place ground vias close to the signal via for signal integrity and reduced return path impedance.

Use via stitching to couple the ground plane and ground pours strongly together.

Glossary

DC

Direct Current

Electromagnetic Interference (EMI)

Electromagnetic noise or energy that causes disturbance and unwanted effects that interfere with the operation of an electrical circuit.

Evaluation Kit (EK)

A platform used to evaluate different development platforms.

Li-ion

Lithium-ion

Lithium-polymer (Li-Poly)

A rechargeable battery of lithium-ion technology using a polymer electrolyte instead of a liquid electrolyte.

Low-Dropout Regulator (LDO)

A linear voltage regulator that can operate even when the supply voltage is very close to the desired output voltage.

Power Management Integrated Circuit (PMIC)

A chip used for various functions related to power management.

Pulse Width Modulation (PWM)

A form of modulation used to represent an analog signal with a binary signal where the switching frequency is fixed, and all the pulses corresponding to one sample are contiguous in the digital signal.

Quad Flat No-lead Package (QFN)

A near chip scale package with pads on four sides encapsulated in plastic.

System on Chip (SoC)

A microchip that integrates all the necessary electronic circuits and components of a computer or other electronic systems on a single integrated circuit.

Two-wire Interface (TWI)

An I²C compatible serial communication protocol that enables devices to exchange data by using a two-wire bus system, allowing multiple devices to be connected and controlled by a master device.

Universal Serial Bus (USB)

An industry standard that establishes specifications for cables and connectors and protocols for connection, communication, and power supply between computers, peripheral devices, and other computers.

Wafer Level Chip Scale Package (WLCSP)

Die size package with an array pattern of solder balls at a pitch that is compatible with circuit board assembly process.

Recommended reading

In addition to the information in this document, you may need to consult other documents.

Nordic documentation

- [nPM1300 Product Specification](#)
- [nPM1300 EK Hardware](#)
- [nPM1300 PMIC reference design](#)
- [nPM1304 Datasheet](#)
- [nPM1304 EK Hardware](#)
- [nPM1304 PMIC reference design](#)

Legal notices

By using this documentation you agree to our terms and conditions of use. Nordic Semiconductor may change these terms and conditions at any time without notice.

Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function, or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Nordic Semiconductor ASA does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. If there are any discrepancies, ambiguities or conflicts in Nordic Semiconductor's documentation, the Product Specification prevails.

Nordic Semiconductor ASA reserves the right to make corrections, enhancements, and other changes to this document without notice.

Life support applications

Nordic Semiconductor products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury.

Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.

RoHS and REACH statement

Complete hazardous substance reports, material composition reports and latest version of Nordic's REACH statement can be found on our website www.nordicsemi.com.

Trademarks

All trademarks, service marks, trade names, product names, and logos appearing in this documentation are the property of their respective owners.

Copyright notice

© 2025 Nordic Semiconductor ASA. All rights are reserved. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.

